

## BIOS Release Notes Form

Supermicro disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade. All products, computer systems, dates, and figures specified are preliminary based on current expectations, and are subject to change without notice. Supermicro and the Supermicro logo are trademarks of Super Micro Computer, Inc. in the U.S. and/or other countries. Copyright © 2018 Super Micro Computer, Inc. All rights reserved.

<b>Product Name</b>	<b>H12DST-B</b>
<b>Release Version</b>	<b>2.4a</b>
<b>Release Date</b>	<b>6/2/2022</b>
<b>Build Date</b>	<b>6/2/2022</b>
<b>Previous Version</b>	<b>2.4</b>
<b>Update Category</b>	<b>Recommended</b>
<b>Dependencies</b>	<b>N/A</b>
<b>Important Notes</b>	<p><b>BIOS Image:</b> <b>BIOS_H12DSTB-1B3A_20220602_2.4a_STDsp.bin</b></p> <p><b>BIOS Update Package:</b> <b>BIOS_H12DSTB-1B3A_20220602_2.4a.zip</b></p> <p><b>A. Package for upgrading BIOS from version 2.x to version 2.x</b> <b>BIOS_H12DSTB-1B3A_20220602_2.4a_STDsp.zip</b></p> <p><b>B. Package for upgrading BIOS from version 1.x to version 2.0 or above</b> <b>BIOS_H12DSTB-1B3A_20220602_2.4a_STDsp_Up.zip</b></p> <p><b>Notes:</b></p> <ol style="list-style-type: none"><li><b>1) BIOS R 2.x supports 7002 and 7003 processors.</b></li><li><b>2) Flash Utility in the package supports BIOS update from R1.x to R 2.x or R2.x to R2.x only, cannot roll back.</b></li><li><b>3) BIOS R 2.x requires the latest motherboard CPLD before updating. If you purchased the system before 10/1/2020, please contact Supermicro Technical Support to verify before updating the BIOS.</b></li><li><b>4) R2.x BIOS default boot mode has been changed to EFI. If your OS is legacy, please press del during POST to enter the BIOS setting page to change boot mode after upgrade to R2.x.</b></li><li><b>5) In the event of a BIOS rescue failure, please use your previous BIOS version and put it in your boot drive to boot or you could recover it through the IPMI WebUI.</b></li></ol>
<b>Enhancements</b>	<ol style="list-style-type: none"><li><b>1. Changed BIOS revision to 2.4a.</b></li><li><b>2. Fixed NVMe at Gen3 (only on AS - 2124BT-HNTR.)</b></li></ol>
<b>New features</b>	<b>N/A</b>
<b>Fixes</b>	<b>N/A</b>

## **Release Notes from Previous Release(s)**

### **2.4 (4/19/2022)**

1. Changed BIOS revision to 2.4.
2. Added setup item, "ASPM Support" in PCIe/PCI/PnP Configuration Page.
3. Added "Factory Mode" function for Production test.
4. Updated AGESA RomePI to 1.0.0.D.
5. Updated Rome B0 stepping CPU microcode 0x08301055 to patch Errata 1161, 1176, 1179, 1183, 1214, 1268, 1386, 1417.
6. Updated AGESA MilanPI to 1.0.0.8.
7. Updated Milan B0/B1/B2 stepping CPU microcode and Milan-X B2 stepping CPU microcode to patch for Errata 1304, 1310, 1311, 1313, 1329, 1330, 1336, 1343, 1350, 1352, 1361, 1378, 1379, 1381, 1386, 1407, 1415.  
B0 Milan microcode 0x0A001058,  
B1 Milan microcode 0x0A001173,  
B2 Milan-X microcode 0x0A001229.
8. Added setup item, "SNP Memory (RMP Table) Coverage" and "Amount of Memory to Cover" in CPU Configuration Page.
9. Fixed incorrect RSC-PR-6-X2 riser name in the BIOS.

### **2.3 (10/20/2021)**

1. Changed BIOS revision to 2.3.
2. Updated AGESA RomePI to 1.0.0.C.
3. Enabled Setup item: "Enhanced Preferred IO Mode".
4. Updated AGESA MilanPI to 1.0.0.6.
5. Updated Milan B0/B1 stepping CPU microcode and Milan-X B2 stepping CPU microcode to patch Erratum #1381. Processor May Hang When Coherency Probe Hits Instruction Cache Line While Evicted. B0 Milan microcode 0x0A00104C, B1 Milan microcode 0x0A001143, B2 Milan-X microcode 0x0A001223.
6. Patched BMC Redfish, to fix issued where the Host Interface was named "ethX" when CDN was disabled under Linux OS.
7. Disabled Legacy/EFI iSCSI support.
8. Enabled the following Setup items: "BankGroupSwapAlt", "SEV-SNP Support", "Enhanced Preferred IO Mode" and "Root Complex 0x00~0xE0 LCLK Frequency".
9. Changed default for "Wait For "F1" If Error" to Disabled

### **2.2 (8/31/2021)**

1. Changed BIOS revision to 2.2.
2. Added Redfish/SUM Secure Boot feature and updated OOB for secure boot and reserve key.
3. Added support for SUM upload/deletion of HTTPS TLS certificate (default enabled by TOKEN "Sum\_UploadTlsKey\_SUPPORT").
4. Set Relaxed Ordering default to Enabled.
5. Updated AGESA MilanPI to 1.0.0.4.
6. Updated A010 GN B0 microcode 0A001046, A011 GN B1 microcode 0A001137, and A012 GN B2 microcode 0A00121D.
7. Fixed inability of SUM to modify AMD CBS settings.
8. Fixed inability to get SIOM LAN AOC-MH25G-m2S2T Mellanox MAC address.
9. Corrected RSC-PR-6-X2 riser name in BIOS

### **2.1 (5/7/2021)**

1. Changed BIOS revision to 2.1.
2. Updated AGESA RomePI to 1.0.0.B.
3. Set all OPROM control items to Legacy when boot mode is set to Dual.
4. Added Redfish/SUM Secure Boot feature and updated OOB for secure boot and reserve Key.
5. Removed legacy iSCSI support of H12 BIOS.
6. Added force next boot to UEFI Shell support.
7. Updated AGESA MilanPI to 1.0.0.2.
8. Updated A011 GN B1 microcode 0A00111D.
9. Updated USB OC pin mapping to follow motherboard design.

### **2.0 (2/22/2021)**

1. Changed BIOS revision to 2.0.
2. Updated AGESA to 1.0.0.1 for next generation processors.
3. Updated A011 GN B1 microcode 0A001119.
4. Updated AGESA RomePI to 1.0.0.A.
5. Fixed problem of BIOS initialization showing IPV6 address when IPV6 is disabled in the IPMI GUI.
6. Enhanced SMBIOS Type39 System Power Supply information.
7. Displayed TSME, DDR Power Down Enable, PCIe Ten Bit Support, xGMI Link Width Control, xGMI Force Link Width, xGMI Max Link Width Control, xGMI Max Link Width, and xGMI Link Max Speed for GPU performance tuning.

### **1.2 (9/16/2020)**

1. Changed BIOS revision to 1.2.
2. Updated AGESA RomePI to 1.0.0.8.
3. Updated 8310 SSP-B0 microcode 8301038.
4. Added SMCI HDD Security feature.
5. Updated help string of item "Input the description".
6. Set GPIO 108 output to high and internal pull to high.
7. Displayed "Relaxed Ordering" setup item and set to disabled by default.
8. Fixed failures of FRU0 - Manufacturer Name (PM) to sync to SMBIOS Type 3 - Manufacturer (CM) and FRU0 - Product Part/Model Number (PPM) to sync to SMBIOS Type 1 - ProductName (PN).
9. Removed "\$SMCUNHIDE\$" string from "PCI AER support" setup item help string.
10. Added AMD IOMMU patch code to fix NVMe Devices drop and Hardware error in RH 7.x.
11. Fixed problem of TCG admin password reverting.
12. Fixed problem of "Update IPMI LAN Configuration" staying set to Yes when "IPv6 support" setup item is disabled.
13. Corrected CPU speed information in BIOS setup.
14. Fixed failure of Mellanox CX6 of AOC-MIBE6-m1CM to fill in VPD data to Type 40.

### **1.1 (1/10/2020)**

1. Changed BIOS revision to 1.1.
2. Updated AGESA RomePI to 1.0.0.5 based on 5.14\_RomeCrb\_0ACMK013.
3. Displayed "PCI AER Support" setup item on ACPI page.
4. Added patch to support AOC-M25G-i2S PXE boot.
5. Fixed issue of system hanging at post code A7h.
6. Fixed inability of SUM to change the function of NUMA Node Per Socket.

### **1.0b (12/12/2019)**

1. Updated BIOS version to 1.0b.

2. Added "DRAM Scrub Time" to Memory Configuration.
3. Updated AGESA RomePI to 1.0.0.4 based on 5.14\_RomeCrb\_0ACMK012.
4. Set AMD CBS "PCIe ARI Support" item to be used instead of "ARI Forwarding".
5. Updated item string "Input the description" and "HTTP Boot One Time" to adhere to Rome BIOS Setup Template v0.7\_20190705.
6. Displayed 3rd IPMI version in BIOS setup.
7. Updated SSID of AMD Host Bridge according to each project's board ID.
8. Set IOMMU default to Auto (Enabled).
9. Updated type 9 for SIOM slot to 1 base.
10. Displayed "Preferred IO" item.
11. Updated ASPEED VBIOS to version 1.09.00.
12. Added item "4-link xGMI max speed" to NB Configuration.
13. Set the de-emphasis as -2.18 for SATA port 0-5 for BPN-ADP-6SATA3H4-1UB and BPN-SAS3-217BHQ-N4 SKU.
14. Fixed problem of BIOS logging ECC error as "Multi Bit ECC Memory Error" when system generates ECC error log.
15. Fixed inability to create SLIC table after flashing OA2 with automation process.
16. Fixed inability of SUM to preserve "Common" BIOS configuration setting after flashing BIOS.
17. Fixed problem of NumLock/CapsLock/ScrollLock state clearing when user sends any key via Console redirection.
18. Fixed failures of memory frequency and data fabric memory frequency to match and performance to match expected result.
19. Added some AMD CBS items to CPU Configuration, NB Configuration, and ACPI Settings pages.
20. Added item "DF Cstates" to NB configuration page.
21. Hid items "APCB Version", "APOB Version", and "APPB Version".
22. Fixed inability of IPMI command to change boot option order for UEFI USB key.
23. Updated riser card string for auto testing.
24. Fixed inability of BMC WebGUI to display hardware information.
25. Corrected M.2 to "M.2-HC CPU1 PCI-E 3.0 X4" and SIOM to SIOM: CPU1 PCI-E 4.0 X16+X1 of Type 9 slot information.
26. Corrected the DIMM location of IPMI "Memory Device Disabled".
27. Fixed failure to restore boot priority to the default setting after flashing BIOS.
28. Fixed "SMBIOS preservation" item.
29. Fixed problem of the type 40 data maps to type 41 as unknown if the instance is larger than 1.
30. Fixed problem of the HD Audio test of WHQL HLK with Windows Server 2019 detecting System Audio device existence to verify audio WHQL.
31. Prevented display of any AMD memory error messages during the POST phase.
32. Fixed malfunction of recovery.
33. Added support for OOB SATA HDD information and asset information of 2 SATA controllers.
34. Fixed missing screen output when Boot Mode is changed to EFI.
35. Fixed the issue of "SMCI POST Screen Message" appearing on BIOS setup menu.
36. Fixed the issue of "SMCI POST Screen Message" appearing on POST screen when executing EFI Shell application.
37. Set PCIe bifurcation to x4x4x4x4 for AOC-SLG3-2M2.

## **1.0 (8/16/2019)**

Initial Release